




VHDL and its Practice (II)

Lecturer: Prof. S. Chang

**Dept of Electrical and Computer Engineering
University of Seoul**


IV. Design of arithmetic circuits using VHDL

4-Bit Ripple Carry Adder:



Logic diagram of 1-bit full adder

IV. Design of arithmetic circuits using VHDL



4-Bit Ripple Carry Adder

IV. Design of arithmetic circuits using VHDL

Hierarchical
structural/dataflow
description of 4-
Bit full adder

```
library ieee;
use ieee.std_logic_1164.all;
entity half_adder is
    port (x, y : in std_logic;
          s, c : out std_logic);
end half_adder;

architecture dataflow_3 of half_adder is
begin
    s <= x xor y;
    c <= x and y;
end dataflow_3;
```

Dataflow description

```
library ieee;
use ieee.std_logic_1164.all;
entity full_adder is
    port (x, y, z : in std_logic;
          s, c : out std_logic);
end full_adder;

architecture struc_dataflow_3 of full_adder is
    component half_adder
        port(x, y : in std_logic;
             s, c : out std_logic);
    end component;
    signal hs, hc, tc: std_logic;
begin
    HA1: half_adder
        port map (x, y, hs, hc);
    HA2: half_adder
        port map (hs, z, s, tc);
    c <= tc or hc;
end struc_dataflow_3;
```

Structural description

Dataflow description

IV. Design of arithmetic circuits using VHDL

Hierarchical
structural/dataflow
description of 4-
Bit full adder
(continued)

```
library ieee;
use ieee.std_logic_1164.all;
entity adder_4 is
    port(B, A : in  std_logic_vector(3 downto 0);
          C0 : in std_logic;
          S : out std_logic_vector(3 downto 0);
          C4 : out std_logic);
end adder_4;

architecture structural_4 of adder_4 is
    component full_adder
        port(x, y, z : in std_logic;
             s, c : out std_logic);
    end component;
    signal C: std_logic_vector(4 downto 0);
begin
    Bit0: full_adder
        port map (A(0), B(0), C(0), S(0), C(1));
    Bit1: full_adder
        port map (A(1), B(1), C(1), S(1), C(2));
    Bit2: full_adder
        port map (A(2), B(2), C(2), S(2), C(3));
    Bit3: full_adder
        port map (A(3), B(3), C(3), S(3), C(4));
    C(0) <= C0;
    C4 <= C(4);
end structural_4;
```

Structural description

Dataflow description

IV. Design of arithmetic circuits using VHDL

Behavioral
description of 4-
Bit full adder

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;


entity adder_4_b is
    port(B, A : in std_logic_vector(3 downto 0);
         C0 : in std_logic;
         S : out std_logic_vector(3 downto 0);
         C4: out std_logic);

end adder_4_b;

architecture behavioral of adder_4_b is
    signal sum : std_logic_vector(4 downto 0);
begin
    sum <= ('0' & A) + ('0' & B) + ("0000" & C0);
    C4 <= sum(4);
    S <= sum(3 downto 0);
end behavioral;
```

Conversion to 5-bit resolution

V. Design of sequential circuits using VHDL



Characteristic table of D flip-flop

D	$Q(t+1)$
0	0
1	1



V. Design of sequential circuits using VHDL

VHDL description
of positive-edge
triggered D flip-
flop with reset

```
-- Positive Edge-Triggered D Flip-Flop with Reset:
-- VHDL Process Description
library ieee;
use ieee.std_logic_1164.all;
entity dff is
    port(CLK, RESET, D: in std_logic;
         Q, Q_n: out std_logic);
end dff;

architecture pet_pr of dff is
-- Implements positive edge-triggered bit state storage
-- with asynchronous reset.
    signal state: std_logic;
begin
    Q <= state;
    Q_n <= not state;
    process (CLK, RESET)
    begin
        if (RESET = '1') then
            state <= '0';
        else
            if (CLK'event and CLK = '1') then
                state <= D;
            end if;
        end if;
    end process;
end;
```